

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-041815

(43)Date of publication of application : 13.02.1998

(51)Int.Cl.

H03L 7/18

(21)Application number : 08-197460

(71)Applicant : FUJITSU LTD

(22)Date of filing : 26.07.1996


(72)Inventor : NAKAMICHI HIROTO
YAMAZAKI KOBO

(54) PLL FREQUENCY SYNTHESIZER

(57)Abstract:

PROBLEM TO BE SOLVED: To suppress delays in lock-up time by preventing frequency fluctuation at the time of turning into a power-save state.

SOLUTION: A reference signal fr and a comparison signal fp are inputted to a NOR circuit 4, and its output signal fs and a power save signal PS are inputted to a latch circuit 3. Since the latch circuit 3 is holding a previous 'H' level, even when the power save signal PS is at 'L' level, the power save signal PS controlling a charge pump circuit 2 to be inputted to a phase comparator 1 becomes 'H' level. Afterwards, at a time when both the reference signal fr and the comparison signal fp become the 'L' level, the output signal fs of the NOR circuit 4 is turned to the 'H' level and inputted to the latch circuit 3 as a strobe signal. Thus, a holding state is canceled, the power save signal PS inputted at present is outputted as it is, the charge pump circuit 2 is turned to the power-save state, and the lock-up time can be shortened.



LEGAL STATUS

[Date of request for examination] 30.03.2000

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3261988

[Date of registration] 21.12.2001

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

BEST AVAILABLE COPY